A well-defined test structure of organic static-induction transistor (SIT) having regularly sized nano-apertures in the gate electrode has been fabricated by colloidal lithography using 130-nm-diameter polystyrene spheres as shadow masks during vacuum deposition. Transistor characteristics of individual nano-apertures, namely 'nano-SIT,' have been measured using a conductive atomic-force-microscope (AFM) probe as a movable source electrode. Position of the source electrode is found to be more important to increase current on/off ratio than the distance between source and gate electrodes. Experimentally obtained maximum on/off ratio was 710 (at V DS = −4 V, V GS = 0 and 2 V) when a source electrode was fixed at the edge of gate aperture. The characteristics have been then analyzed using semiconductor device simulation by employing a strongly non-linear carrier mobility model in the CuPc layer. From device simulation, source current is found to be modulated not only by a saddle point potential in the gate aperture area but also by a pinch-off effect near the source electrode. According to the obtained results, a modified structure of organic SIT and an adequate acceptor concentration is proposed. On/off ratio of the modified organic SIT is expected to be ∼100 times larger than that of a conventional one.
Introduction
Recently, organic field-effect transistors (OTFTs) has been studied extensively by aiming at an application for flexible, low cost and low energy consumption devices. However, various technological problems, such as low on-state conductance, low switching speed, etc., still remain. These negative characters firstly come from the low carrier mobility of organic semiconductors. To compensate the low mobility, fabrication of organic static-induction transistors (OSITs) has been demonstrated [1] - [3] . SIT is one of the verticaltype transistors and has advantages of high speed switching and high on-state conductance due to its short channel and wide conduction area nature.
In the previous works on OSITs, slit-type gate electrodes were embedded in organic active layers. Since carriers flow through the gap of the gate electrode and the conductance is modulated by changing the saddle-point potential which is in response to the gate bias, the size of the gate gap is critically important for the transistor operation. However, in the early studies, the gate gap was not controlled precisely because it was formed using a slit mask set in front Manuscript received June 10, 2006 . † The authors are with Chiba University, Chiba-shi, 263-8522 Japan.
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of the substrate with a certain space to arrow the defocusing of edges [1] . To optimize the device structure to obtain the best performance of the OSIT, comparative study between the transistor characteristics and well-defined structures is necessary.
In this paper, we have therefore fabricated a test structure of OSIT having regularly sized nano-apertures in the gate electrode by colloidal lithography [4] , where polystyrene (PS) spheres are used as shadow masks during vacuum deposition. This technique is valuable to form porous thin-films on large-area flexible substrates [5] , [6] . In this study, transistor characteristics of individual nanoapertures were measured using a conductive atomic-forcemicroscope (AFM) probe as a source electrode [7] . Here, we call the device, which is composed of the AFM prove as a source, a single nano-aperture as a gate gap and a bottom electrode as a drain, 'nano-SIT.' As compared with slitgate-type OSITs, we could measure reproducible currentvoltage (I-V) characteristics excluding undesirable factors such as a damage caused by metal deposition [8] and a leakage current through pin holes. Using this test device, we have studied the relationship between the device geometry and characteristics. The characteristics was then analyzed using semiconductor device simulation to elucidate the operation mechanism of OSITs and to further improve device performance, current on/off ratio in particular. Figure 1 shows the device structure of nano-SIT. Nano-SITs are composed of gold (Au) as drain electrodes, copper ph- Pa. An Al film with regularly-sized nano-apertures was then fabricated using colloidal lithography. The fabrication process of the gate electrode was as follows: (1) PS spheres of 130 nm in diameter (Immutex UC-PS, JSR) were dispersed in a solvent (water:ethanol = 1:3), (2) the solution was spread over the CuPc layer by spin coating, (3) a 20 nm-thick Al thin-film was evaporated in vacuum, and (4) the PS spheres were removed by sonication in methanol. Figure 2 shows an AFM topographic image of the porous Al film thus prepared. Finally, the second CuPc layer was deposited on the sample. The thickness of the second CuPc layer was varied from 40 to 70 nm.
Experimental

Device Fabrication and Characterization
Transistor characteristics of nano-SITs were measured using source-meters (Model 617 and Model 6430, Keithley) connected to a vacuum-type AFM instrument (JSTM-4100, JEOL) [6] . To define the position of the probe source electrode, the location of the embedded gate gap must be confirmed. For this purpose, current images were observed prior to the transistor measurements by applying a negative 
Device Simulation
Two-dimensional semiconductor device simulator (DeviceMeister WV, Mizuho Information & Research Institute) was used to simulate transistor operation. Typical physical parameters of α-CuPc [9] were selected and used for this study. Carrier mobility and acceptor density are varied sensitively by experimental factors such as deposition conditions or purity of the material. We therefore used an actual acceptor density of the sample measured by capacitance-voltage measurement. Carrier mobility was however changed as a free parameter. In order to reproduce non-linear I-V characteristics, we adopted a Poole-Frenkel type electric-fielddependent mobility model. The equation was given by
where µ 0 and E 0 are constants of the materials and E is the electric field. E 0 is an important factor to reproduce nonlinearity. The curvature of I-V characteristics was fitted by changing E 0 value, then, the magnitude of current by changing µ 0 value.
Results and Discussion
Experimental Results
Topographic and current images simultaneously taken near an embedded nano-aperture are shown in Fig. 3 . The brighter spot corresponds to the area where larger sourcedrain current flows. Since the size of the probe contact area is more than 100 nm in diameter, it is conceivable that part of the contact area is still inside the gate gap even if the center of the probe was fixed at edge of the gate gap. This is why the brighter spot appeared larger than the diameter of the aperture, 130 nm. Thus, we can find the embedded nanoaperture of the gate electrode. Transistor characteristics of the nano-SIT were then measured at the edge (A or C) or the center (B) of the gate gap. First, dependence of transistor characteristics on the thickness of the second CuPc layer, i.e. the distance between source and drain electrodes, was examined. Those obtained with (a) 40, (b) 55, and (c) 70 nm-thick second layers are shown in Fig. 4 . Dimensions of other parts are as shown in Fig. 1 , and the source electrode (AFM probe) was fixed at center of the gate gap. Features in these graphs are the nearly exponential curves, relatively high threshold voltage, and the gate bias modulation. By comparing these characteristics, one can see a clear tendency that the on-state current decreases by increasing the second layer thickness. The offstate current however decreases more rapidly, which results in the increase of on/off ratio with the thickness of the second layer. The maximum on/off ratio was 40 at V DS = −4 V and the second layer thickness of 70 nm.
The on/off ratio depended more on the position of source electrode. Figure 5 shows transistor characteristics of a nano-SIT in which the source electrode was located at the edge of the gate gap. The characteristics were taken at the position (A) indicated in Fig. 3 , while those in Fig. 4(b) were taken at the position (B) of the same sample. As the probe position shifted from the center to outside of the gate gap, on-state current decreased slowly while on/off current ratio increased drastically. The maximum on/off ratio was 710 at V DS = −4 V. Accordingly, shifting the source electrode to the edge of the gate gap is more effective to gain high on/off ratio than changing the second layer thickness.
Device Simulation
To elucidate the improvement mechanism of the on/off ratio and to optimize the device design for further improvement, semiconductor device simulation modified for organic semiconductors was used. First of all, the experimentally obtained transistor characteristics should be well-reproduced by choosing an appropriate simulation model. There are two considerable approaches to reproduce the strongly nonlinear I-V curves. One is to insert a strongly non-linear contact resistance at the source/semiconductor junction and the other is to introduce strongly non-linear carrier transport into the CuPc active layer itself. We have tried to fit the transistor characteristics by these two approaches and concluded that the former model is not suitable for this device. One of the characteristic feature, high threshold voltage, could not be reproduced only by the non-linear contact resistance. Accordingly, the latter model is used for the present study. Figure 6 shows the experimental, which is taken from Fig. 4(b) , and calculated transistor characteristics of the nano-SIT. For Poole-Frenkel type non-linear conduction, E 0 and µ 0 were optimized to be 1500 V/cm and 4 × 10 −11 cm 2 /Vs, respectively. Considering that a typical E 0 value is in the order of 10 4 V/cm [10] , the value used here is relatively small and results in the strong non-linear character under the actual range of electric field in the device. It suggests that the CuPc film in the gate gap contains a number of grain boundaries and defects. In the simulation shown in Fig. 6 , effective carrier mobility in the channel region at on-state (V GS =0 V, V DS = −4 V) was (3 − 7) × 10 −5 cm 2 /Vs, which is comparable value to those reported for CuPc TFTs [11] . Experimental characteristics also exhibit relatively linear I-V at off-state. It appeared only when the AFM probe was located at the center of the gate gap. This feature was not able to be reproduced by the simulation. This current component would be a leakage current through defects or grain boundaries. Since it is not apparent when the AFM probe is located at the edge of the gate gap, we neglected this linear component in the analyses hereafter. Figure 7 shows on/off ratio vs. position of source electrode. As shifting position of the source electrode to the edge, off current rapidly decreases and on/off ratio drastically increases when both source and gate edges are aligned. The tendency is the same as experimental results. The reason of the drastic increase of on/of ratio is explained by calculated carrier density distribution as shown in Fig. 8 . The saddle point which act as a bottle neck of carrier path is seen in both devices. Besides the saddle point, a pinch-off point appears when source electrode is located at the edge of gate gap. The pinch-off point also suppresses the current conduction and results in the higher on/off ratio. 
Discussion for Further Improvement of OSIT
The obtained results suggest that the position of source electrode is an important factor to increase on/off ratio by the help of a pinch-off effect near the source electrode. Since it is difficult to achieve a high on/off ratio in OSITs as in OTFTs, we should utilize this effect. Here we propose a modified structure of OSIT which is shown in Fig. 9 . According to the device simulation with the structure in Fig. 9 , on/off ratio of the modified OSIT was ∼100 times larger than Table 1 Calculated on/off ratios with acceptor density and gate-gap width as parameters. On/off ratio was defined by I DS (V GS = 0 V)/I DS (V GS = 2 V) (roman numbers) or I DS (V GS = −1 V)/I DS (V GS = 0 V) (italic numbers) according to the operational mode, normally on or off, respectively. that of the conventional one. Table 1 shows the calculated on/off ratios with acceptor density and gate-gap width as parameters. On state current of normally-off-type devices (displayed as italic numbers) tend to be very small, which diminishes the advantage of OSITs. In this table, one can notice that the acceptor density is also an important parameter to optimize the device characteristics. We therefore propose that the conditions enclosed by a dashed rectangle are the best.
Conclusion
The relationship between the device geometry and characteristics of OSITs was studied by a comparative study of experiment and simulation.
Test structures of OSIT having regularly sized nanoapertures in the gate electrodes were fabricated by colloidal lithography, and transistor characteristics of individual nano-SITs were measured using conductive AFM probe as a movable source electrode. Position of the source electrode was found to be more important to increase current on/off ratio than thickness of the second CuPc layer. The device where source electrode was fixed at the edge of gate gap exhibited highest on/off ratio of 710.
Semiconductor device simulation was adapted to the CuPc nano-SIT by employing a strongly non-linear carrier mobility model in the CuPc layer. The simulation revealed that a pinch-off effect near the source electrode caused the drastic increase of on/off ratio while maintaining a large onstate current. According to the findings in this work, we have proposed an optimized structure of OSITs, of which on/off ratio is expected to be about 100 times large as conventional OSITs.
